diff options
author | Martin Blumenstingl <martin.blumenstingl@googlemail.com> | 2019-03-24 16:11:03 +0100 |
---|---|---|
committer | Neil Armstrong <narmstrong@baylibre.com> | 2019-04-01 13:34:09 +0200 |
commit | b882964b376f214ef3d96d8a643c7c46121c30a8 (patch) | |
tree | 6dc0ac81f09c913b586d06f28dc3a91cdfecbb35 /tools/perf/scripts/python/exported-sql-viewer.py | |
parent | 32cd198a1a505566f8e9d2c925bcfc8b889bbc23 (diff) |
clk: meson: meson8b: add support for the GP_PLL clock on Meson8m2
Meson8m2 has a GP_PLL clock (similar to GP0_PLL on GXBB/GXL/GXM) which
is used as input for the VPU clocks.
The only supported frequency (based on Amlogic's vendor kernel sources)
is 364MHz which is achieved using the following parameters:
- input: XTAL (24MHz)
- M = 182
- N = 3
- OD = 2 ^ 2
Signed-off-by: Martin Blumenstingl <martin.blumenstingl@googlemail.com>
Reviewed-by: Neil Armstrong <narmstrong@baylibre.com>
Acked-by: Jerome Brunet <jbrunet@baylibre.com>
Signed-off-by: Neil Armstrong <narmstrong@baylibre.com>
Link: https://lkml.kernel.org/r/20190324151104.18397-4-martin.blumenstingl@googlemail.com
Diffstat (limited to 'tools/perf/scripts/python/exported-sql-viewer.py')
0 files changed, 0 insertions, 0 deletions