diff options
| author | Peter Chen <peter.chen@nxp.com> | 2023-05-17 12:16:42 -0400 |
|---|---|---|
| committer | Vinod Koul <vkoul@kernel.org> | 2023-05-19 23:14:06 +0530 |
| commit | 1492498d1301760e1d0fa21691354df9ad86bb4b (patch) | |
| tree | 2171658c3f5df6e95c730c5c962477d0ab037dde /tools/perf/scripts/python/exported-sql-viewer.py | |
| parent | 88bc4cda5e27a63061d83ba031bc69526180c3a1 (diff) | |
phy: cadence: salvo: decrease delay value to zero for txvalid
For USB2 L1 use cases, some hosts may start transferring less than 20us
after End of Resume, it causes the host seeing corrupt packet from the
device side. The reason is the delay time between PHY powers up and
txvalid is 20us. To fix it, we change the delay value as 0us.
Signed-off-by: Peter Chen <peter.chen@nxp.com>
Signed-off-by: Frank Li <Frank.Li@nxp.com>
Link: https://lore.kernel.org/r/20230517161646.3418250-3-Frank.Li@nxp.com
Signed-off-by: Vinod Koul <vkoul@kernel.org>
Diffstat (limited to 'tools/perf/scripts/python/exported-sql-viewer.py')
0 files changed, 0 insertions, 0 deletions