diff options
| author | Conor Dooley <conor.dooley@microchip.com> | 2022-11-15 15:25:47 +0000 |
|---|---|---|
| committer | Conor Dooley <conor.dooley@microchip.com> | 2022-11-17 19:22:44 +0000 |
| commit | f4e700fd9466e80597952c8bd44827b510832e80 (patch) | |
| tree | 098c3d0d54f57b0a9523e3c278a34d51c0691dd4 /tools/perf/scripts/python/export-to-sqlite.py | |
| parent | 1150f4cff831e1d7db673417bcb81833d6544cf8 (diff) | |
riscv: dts: microchip: remove unused pcie clocks
The PCIe root port in the designs that ship with the PolarBerry and
M100PFSEVP are connected via one, not two Fabric Interface Controllers
(FIC). The one at 0x20_0000_0000 is fic0, so remove the fic1 clocks from
the dt node.
The same clock provides both, so this is harmless but inaccurate.
Signed-off-by: Conor Dooley <conor.dooley@microchip.com>
Diffstat (limited to 'tools/perf/scripts/python/export-to-sqlite.py')
0 files changed, 0 insertions, 0 deletions