aboutsummaryrefslogtreecommitdiff
path: root/tools/perf/scripts/python/export-to-sqlite.py
diff options
context:
space:
mode:
authorTao Zhang <[email protected]>2024-02-04 13:30:41 +0800
committerSuzuki K Poulose <[email protected]>2024-02-12 10:29:47 +0000
commit8e8804145a46e092c5207bb1258d29236a2cbcaa (patch)
tree0c711a8a25b7a7619064f7df47cb21141fecebc3 /tools/perf/scripts/python/export-to-sqlite.py
parent19bfaff3845727f354079a140f092336d97e5c1e (diff)
coresight-tpdm: Add msr register support for CMB
Add the nodes for CMB subunit MSR(mux select register) support. CMB MSRs(mux select registers) is to separate mux, arbitration, interleaving,data packing control from stream filtering control. Reviewed-by: James Clark <[email protected]> Signed-off-by: Tao Zhang <[email protected]> Signed-off-by: Mao Jinlong <[email protected]> Signed-off-by: Suzuki K Poulose <[email protected]> Link: https://lore.kernel.org/r/[email protected]
Diffstat (limited to 'tools/perf/scripts/python/export-to-sqlite.py')
0 files changed, 0 insertions, 0 deletions