diff options
| author | Junhao He <hejunhao3@huawei.com> | 2023-01-14 17:16:32 +0800 |
|---|---|---|
| committer | Suzuki K Poulose <suzuki.poulose@arm.com> | 2023-01-16 10:06:06 +0000 |
| commit | 589d928248b72f8377d45904a14bcf686aa8bbeb (patch) | |
| tree | 13155e87f75435a41916c60dda418a0b5223fee7 /tools/perf/scripts/python/export-to-sqlite.py | |
| parent | 88603b6dc419445847923fcb7fe5080067a30f98 (diff) | |
coresight: etm4x: Fix accesses to TRCSEQRSTEVR and TRCSEQSTR
The TRCSEQRSTEVR and TRCSEQSTR registers are not implemented if the
TRCIDR5.NUMSEQSTATE == 0. Skip accessing the registers in such cases.
Fixes: 2e1cdfe184b5 ("coresight-etm4x: Adding CoreSight ETM4x driver")
Signed-off-by: Junhao He <hejunhao3@huawei.com>
Reviewed-by: Mike Leach <mike.leach@linaro.org>
Reviewed-by: Anshuman Khandual <anshuman.khandual@arm.com>
Signed-off-by: Suzuki K Poulose <suzuki.poulose@arm.com>
Link: https://lore.kernel.org/r/20230114091632.60095-1-hejunhao3@huawei.com
Diffstat (limited to 'tools/perf/scripts/python/export-to-sqlite.py')
0 files changed, 0 insertions, 0 deletions