aboutsummaryrefslogtreecommitdiff
path: root/tools/perf/scripts/python/export-to-sqlite.py
diff options
context:
space:
mode:
authorMatt Atwood <[email protected]>2022-09-20 13:43:59 -0700
committerMatt Roper <[email protected]>2022-09-23 10:47:58 -0700
commit45810b4c5c33f785053169f053f282fbfd04e93e (patch)
treebe17fda11661a6823693ce13d199b09db42e4e72 /tools/perf/scripts/python/export-to-sqlite.py
parent7d33fd02dd943c7f8003e95930d15d92529fe917 (diff)
drm/i915/dg2: introduce Wa_22015475538
Wa_22015475538 applies to all DG2 (and ATSM) skus. The workaround implementation is identical to Wa_16011620976. LSC_CHICKEN_BIT_0_UDW is a general render register instead of rcs so adding this move to the proper wa init function. bspec:54077 Signed-off-by: Matt Atwood <[email protected]> Reviewed-by: Matt Roper <[email protected]> Signed-off-by: Matt Roper <[email protected]> Link: https://patchwork.freedesktop.org/patch/msgid/[email protected]
Diffstat (limited to 'tools/perf/scripts/python/export-to-sqlite.py')
0 files changed, 0 insertions, 0 deletions