aboutsummaryrefslogtreecommitdiff
path: root/tools/perf/scripts/python/export-to-sqlite.py
diff options
context:
space:
mode:
authorTao Zhang <[email protected]>2023-09-28 14:29:46 +0800
committerSuzuki K Poulose <[email protected]>2023-11-16 11:35:38 +0000
commit350ba15ae187c118979566f1288adb5f69f24230 (patch)
treecbe27fc70cc63e16daa4b3c23dd8ce3a8349e58b /tools/perf/scripts/python/export-to-sqlite.py
parent8e05f86f07a0359584ceb2715fedcc4daf29d898 (diff)
coresight-tpdm: Add nodes for dsb msr support
Add the nodes for DSB subunit MSR(mux select register) support. The TPDM MSR (mux select register) interface is an optional interface and associated bank of registers per TPDM subunit. The intent of mux select registers is to control muxing structures driving the TPDM’s’ various subunit interfaces. Signed-off-by: Tao Zhang <[email protected]> Signed-off-by: Suzuki K Poulose <[email protected]> Link: https://lore.kernel.org/r/[email protected]
Diffstat (limited to 'tools/perf/scripts/python/export-to-sqlite.py')
0 files changed, 0 insertions, 0 deletions