diff options
| author | Bastien Curutchet <[email protected]> | 2024-04-02 09:12:13 +0200 |
|---|---|---|
| committer | Mark Brown <[email protected]> | 2024-04-09 16:58:43 +0100 |
| commit | 08e02fa48429c34db231cc3b58b940de2f7caf35 (patch) | |
| tree | 97e08d7b95d443a9b222e37577af7722f39adc89 /tools/perf/scripts/python/export-to-sqlite.py | |
| parent | 609302ca04a3177463b0fbf4d5fc55a3ab4f900d (diff) | |
ASoC: ti: davinci-i2s: Add T1 framing support
McBSP's data delay can be configured from 0 to 2 bit clock periods. 0 is
used for DSP_B format, 1 is used for DSP_A format, 2 is unused.
A data delay of 2 bit clock periods can be used to interface to
'T1 framing' devices where data stream is preceded by a 'framing bit'. On
transmission, McBSP inserts a blank period (high-impedance period)
before the first data bit to leave an opportunity for other devices to
set this 'framing bit'. On reception, McBSP discards the 'framing bit'
that precedes the data stream.
Add support for the 'framing bit' according to the
'ti,T1-framing-[tx/rx]' device-tree properties. If a flag is present,
the data delay is set to 2 bit clock periods regardless of the selected
DAI format.
Signed-off-by: Bastien Curutchet <[email protected]>
Acked-by: Peter Ujfalusi <[email protected]>
Link: https://msgid.link/r/[email protected]
Signed-off-by: Mark Brown <[email protected]>
Diffstat (limited to 'tools/perf/scripts/python/export-to-sqlite.py')
0 files changed, 0 insertions, 0 deletions