diff options
| author | Dirk Behme <[email protected]> | 2016-02-19 07:50:12 +0100 |
|---|---|---|
| committer | Shawn Guo <[email protected]> | 2016-02-28 15:55:26 +0800 |
| commit | bc3d8ede3a1d1336507d6a382764319cbbc9cf7a (patch) | |
| tree | cdda4de4756bc495f76a8eac60c6619bb2b1d34b /tools/perf/scripts/python/export-to-postgresql.py | |
| parent | b4042a4c01b815f2fa63d237b9fe03204b7ab232 (diff) | |
ARM: imx: Do L2 errata only if the L2 cache isn't enabled
All the generic L2 cache handling code is encapsulated by a
check if the L2 cache is enabled. If it's enabled already, the code
is skipped. The write to the L2-Cache controller from non-secure
world causes an imprecise external abort. This is needed in
scenarios where one of the cores runs an other OS, e.g. an RTOS.
For the i.MX6 specific L2 cache handling we missed this check.
Add it.
Signed-off-by: Marcel Grosshans <[email protected]>
Signed-off-by: Dirk Behme <[email protected]>
Signed-off-by: Shawn Guo <[email protected]>
Diffstat (limited to 'tools/perf/scripts/python/export-to-postgresql.py')
0 files changed, 0 insertions, 0 deletions