diff options
author | Rasmus Villemoes <[email protected]> | 2023-06-20 13:38:54 +0200 |
---|---|---|
committer | Jakub Kicinski <[email protected]> | 2023-06-22 19:48:37 -0700 |
commit | 5c844d57aa7894154e49cf2fc648bfe2f1aefc1c (patch) | |
tree | 83857be9935b39fb3526e2ff6b756307c7054b48 /tools/perf/scripts/python/export-to-postgresql.py | |
parent | ece28ecbec9f63e3f722d7c9a99fb965cbeafc1b (diff) |
net: dsa: microchip: fix writes to phy registers >= 0x10
According to the errata sheets for ksz9477 and ksz9567, writes to the
PHY registers 0x10-0x1f (i.e. those located at addresses 0xN120 to
0xN13f) must be done as a 32 bit write to the 4-byte aligned address
containing the register, hence requires a RMW in order not to change
the adjacent PHY register.
Signed-off-by: Rasmus Villemoes <[email protected]>
Reviewed-by: Simon Horman <[email protected]>
Reviewed-by: Andrew Lunn <[email protected]>
Link: https://lore.kernel.org/r/[email protected]
Signed-off-by: Jakub Kicinski <[email protected]>
Diffstat (limited to 'tools/perf/scripts/python/export-to-postgresql.py')
0 files changed, 0 insertions, 0 deletions