diff options
| author | Sai Prakash Ranjan <[email protected]> | 2020-09-28 10:35:13 -0600 |
|---|---|---|
| committer | Greg Kroah-Hartman <[email protected]> | 2020-09-28 19:47:42 +0200 |
| commit | 3477326277451000bc667dfcc4fd0774c039184c (patch) | |
| tree | 51b5c009e3f4c8a3eb6b1b28a551ac6641a802a5 /tools/perf/scripts/python/export-to-postgresql.py | |
| parent | 8e264c52e1dab8a7c1e036222ef376c8920c3423 (diff) | |
coresight: etm4x: Fix save and restore of TRCVMIDCCTLR1 register
In commit f188b5e76aae ("coresight: etm4x: Save/restore state
across CPU low power states"), mistakenly TRCVMIDCCTLR1 register
value was saved in trcvmidcctlr0 state variable which is used to
store TRCVMIDCCTLR0 register value in etm4x_cpu_save() and then
same value is written back to both TRCVMIDCCTLR0 and TRCVMIDCCTLR1
in etm4x_cpu_restore(). There is already a trcvmidcctlr1 state
variable available for TRCVMIDCCTLR1, so use it.
Fixes: f188b5e76aae ("coresight: etm4x: Save/restore state across CPU low power states")
Reviewed-by: Suzuki K Poulose <[email protected]>
Signed-off-by: Sai Prakash Ranjan <[email protected]>
Signed-off-by: Mathieu Poirier <[email protected]>
Link: https://lore.kernel.org/r/[email protected]
Signed-off-by: Greg Kroah-Hartman <[email protected]>
Diffstat (limited to 'tools/perf/scripts/python/export-to-postgresql.py')
0 files changed, 0 insertions, 0 deletions