diff options
| author | Neha Malcom Francis <n-francis@ti.com> | 2023-06-05 16:34:43 +0530 |
|---|---|---|
| committer | Vignesh Raghavendra <vigneshr@ti.com> | 2023-06-15 11:05:48 +0530 |
| commit | 1f36d0e8be3ae7717c801e954275fba6247b2f46 (patch) | |
| tree | 1d786e0283d70dd2fbcb9631fcd5c0f28dd0de7c /tools/perf/scripts/python/export-to-postgresql.py | |
| parent | 74428680d71a37e6ee458b6eccf085114e0e4167 (diff) | |
arm64: dts: ti: k3-j721s2: Change CPTS clock parent
MAIN_PLL0 has a flag set in DM (Device Manager) that removes it's
capability to re-initialise clock frequencies. CPTS and RGMII has
MAIN_PLL3 as their parent which does not have this flag. While RGMII
needs this reinitialisation to default frequency to be able to get
250MHz with its divider, CPTS can not get its required 200MHz with its
divider. Thus, move CPTS clock parent on J721S2 from MAIN_PLL3_HSDIV1 to
MAIN_PLL0_HSDIV6.
(Note: even GTC will be moved from MAIN_PLL3 to MAIN_PLL0 in U-Boot side
for the same reason)
Signed-off-by: Neha Malcom Francis <n-francis@ti.com>
Link: https://lore.kernel.org/r/20230605110443.84568-1-n-francis@ti.com
Signed-off-by: Vignesh Raghavendra <vigneshr@ti.com>
Diffstat (limited to 'tools/perf/scripts/python/export-to-postgresql.py')
0 files changed, 0 insertions, 0 deletions