diff options
| author | Ville Syrjälä <[email protected]> | 2015-07-10 10:56:24 +0300 |
|---|---|---|
| committer | Daniel Vetter <[email protected]> | 2015-08-26 14:37:13 +0200 |
| commit | 0047eedc48869f8c7797dd10f0cf976ac34c1d33 (patch) | |
| tree | cdb5159be00ba3a1cc1a49161a57173ef60075c1 /tools/perf/scripts/python/export-to-postgresql.py | |
| parent | b0b3384612bd4ce608c5d95626149311bb43f121 (diff) | |
drm/i915: Force common lane on for the PPS kick on CHV
With DPIO powergating active the DPLL can't be accessed unless
something else is keeping the common lane in the channel on.
That means the PPS kick procedure could fail to enable the PLL.
Power up some data lanes to force the common lane to power up
so that the PLL can be enabled temporarily.
v2: Avoid gcc uninitilized variable warning
Signed-off-by: Ville Syrjälä <[email protected]>
Reviewed-by: Deepak S <[email protected]>
Signed-off-by: Daniel Vetter <[email protected]>
Diffstat (limited to 'tools/perf/scripts/python/export-to-postgresql.py')
0 files changed, 0 insertions, 0 deletions