diff options
| author | Erik Ekman <[email protected]> | 2021-10-17 19:16:57 +0200 |
|---|---|---|
| committer | David S. Miller <[email protected]> | 2021-10-18 14:28:02 +0100 |
| commit | 041c61488236a5a84789083e3d9f0a51139b6edf (patch) | |
| tree | c80291d04fa01ef22ab85025559e9f9e0a564b3b /tools/perf/scripts/python/event_analyzing_sample.py | |
| parent | 06dd34a628ae5b6a839b757e746de165d6789ca8 (diff) | |
sfc: Fix reading non-legacy supported link modes
Everything except the first 32 bits was lost when the pause flags were
added. This makes the 50000baseCR2 mode flag (bit 34) not appear.
I have tested this with a 10G card (SFN5122F-R7) by modifying it to
return a non-legacy link mode (10000baseCR).
Signed-off-by: Erik Ekman <[email protected]>
Signed-off-by: David S. Miller <[email protected]>
Diffstat (limited to 'tools/perf/scripts/python/event_analyzing_sample.py')
0 files changed, 0 insertions, 0 deletions