diff options
| author | Chris Morgan <[email protected]> | 2023-12-04 12:57:17 -0600 |
|---|---|---|
| committer | Heiko Stuebner <[email protected]> | 2023-12-05 10:43:42 +0100 |
| commit | 685da6972647b486980c0cc8fd6bb5d3863fd6b7 (patch) | |
| tree | e99753bff348eb1fb1c969c5ecbf47ffe9eb933f /tools/perf/scripts/python/compaction-times.py | |
| parent | 48794cd57a67246acc53a3edfdececdbb5b98453 (diff) | |
clk: rockchip: rk3568: Add PLL rate for 126.4MHz
Add support for a PLL rate of 126.4MHz so that the Powkiddy X55 panel
can run at a requested 60hz.
I have confirmed this rate fits with all the constraints
listed in the TRM for the VPLL (as an integer PLL) in Part 1 "Chapter
2 Clock & Reset Unit (CRU)."
Signed-off-by: Chris Morgan <[email protected]>
Link: https://lore.kernel.org/r/[email protected]
Signed-off-by: Heiko Stuebner <[email protected]>
Diffstat (limited to 'tools/perf/scripts/python/compaction-times.py')
0 files changed, 0 insertions, 0 deletions