aboutsummaryrefslogtreecommitdiff
path: root/tools/perf/scripts/python/check-perf-trace.py
diff options
context:
space:
mode:
authorPhil Edworthy <[email protected]>2022-05-03 12:55:47 +0100
committerGeert Uytterhoeven <[email protected]>2022-05-05 12:04:58 +0200
commit96055bf71ab1629cdedff15bcbc04609cfa1f198 (patch)
tree40c9c8016a4a3743faaca528d628bd9353b2c637 /tools/perf/scripts/python/check-perf-trace.py
parent3123109284176b1532874591f7c81f3837bbdc17 (diff)
dt-bindings: clock: Add r9a09g011 CPG Clock Definitions
Define RZ/V2M (R9A09G011) Clock Pulse Generator module clock outputs (CPG_CLK_ON* registers), and reset definitions (CPG_RST_* registers) in Section 48.5 ("Register Description") of the RZ/V2M Hardware User's Manual (Rev. 1.10, Sep. 2021). Signed-off-by: Phil Edworthy <[email protected]> Reviewed-by: Biju Das <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Geert Uytterhoeven <[email protected]>
Diffstat (limited to 'tools/perf/scripts/python/check-perf-trace.py')
0 files changed, 0 insertions, 0 deletions