diff options
author | Konstantin Porotchkin <kostap@marvell.com> | 2021-07-08 15:46:09 +0300 |
---|---|---|
committer | Gregory CLEMENT <gregory.clement@bootlin.com> | 2021-07-23 14:33:11 +0200 |
commit | 4c43a41e5b8ccbeee79330ae7989c301589d38c2 (patch) | |
tree | 24c63ac4bd5126d4f764f65ec908d281008b9344 /tools/perf/scripts/python/check-perf-trace.py | |
parent | e73f0f0ee7541171d89f2e2491130c7771ba58d3 (diff) |
arm64: dts: cn913x: add device trees for topology B boards
The CN913x DB with topology B is similar to a regular setup (A)
boards, but uses NAND flash as a boot device, while topology A
boards are booting from SPI flash.
Since NAND and SPI on CN913x DB boards share some wires, they
cannot be activated simultaneously.
The DTS files for setup "B" are based on setup "A", in which the
CP0 NAND controller enabled and CP0 SPI1 disabled.
Signed-off-by: Konstantin Porotchkin <kostap@marvell.com>
Signed-off-by: Gregory CLEMENT <gregory.clement@bootlin.com>
Diffstat (limited to 'tools/perf/scripts/python/check-perf-trace.py')
0 files changed, 0 insertions, 0 deletions