diff options
| author | Diogo Ivo <[email protected]> | 2022-04-29 13:58:43 +0100 |
|---|---|---|
| committer | Thierry Reding <[email protected]> | 2022-05-04 11:22:43 +0200 |
| commit | 0017f2c856e21bb900be88469e15dac4f41f4065 (patch) | |
| tree | 732b222c5e41d0a357c384e29f385f7b0895717b /tools/perf/scripts/python/check-perf-trace.py | |
| parent | 000b99e5ed1c9e33c14f3582474ae55cd739ae8d (diff) | |
arm64: tegra: Add missing DFLL reset on Tegra210
Commit 4782c0a5dd88 ("clk: tegra: Don't deassert reset on enabling
clocks") removed deassertion of reset lines when enabling peripheral
clocks. This breaks the initialization of the DFLL driver which relied
on this behaviour.
In order to be able to fix this, add the corresponding reset to the DT.
Tested on Google Pixel C.
Cc: [email protected]
Fixes: 4782c0a5dd88 ("clk: tegra: Don't deassert reset on enabling clocks")
Signed-off-by: Diogo Ivo <[email protected]>
Signed-off-by: Thierry Reding <[email protected]>
Diffstat (limited to 'tools/perf/scripts/python/check-perf-trace.py')
0 files changed, 0 insertions, 0 deletions