aboutsummaryrefslogtreecommitdiff
path: root/tools/perf/scripts/python/bin
diff options
context:
space:
mode:
authorVille Syrjälä <[email protected]>2019-07-18 17:50:48 +0300
committerVille Syrjälä <[email protected]>2019-09-20 21:46:22 +0300
commit60a02311cc588ae92b4732763650f187c506bc3a (patch)
treec2a1177f16b1114e05ccd661c1c24c5f77cd334a /tools/perf/scripts/python/bin
parentcae154fcaefeb1ddab491d6fb651452a93bbf81d (diff)
drm/i915: Don't look at unrelated PIPECONF bits for interlaced readout
Since HSW the PIPECONF progressive vs. interlaced selection is done with just two bits instead of the earlier three. Let's not look at the extra bit on HSW+. Also gen2 doesn't support interlaced displays at all. This is actually fine as is currently because the extra bit is mbz (as are all three bits on gen2). But just to avoid mishaps in the future if the bits get reused let's only look at what's properly defined. v2: constify crtc_state Signed-off-by: Ville Syrjälä <[email protected]> Link: https://patchwork.freedesktop.org/patch/msgid/[email protected] Reviewed-by: Gwan-gyeong Mun <[email protected]>
Diffstat (limited to 'tools/perf/scripts/python/bin')
0 files changed, 0 insertions, 0 deletions