diff options
| author | Yuantian Tang <[email protected]> | 2017-04-06 10:21:22 +0800 |
|---|---|---|
| committer | Stephen Boyd <[email protected]> | 2017-07-21 15:01:44 -0700 |
| commit | e0c888c4a24dd4e55525f37ac854125b3e90c99a (patch) | |
| tree | 3797ed33b87e614e22aa61c20ebc8b43cca24480 /tools/perf/scripts/python/bin/stackcollapse-report | |
| parent | 1f5e4c15d3bb298ed35b3b347fbd6112cd7a5d54 (diff) | |
clk: qoriq: add clock configuration for ls1088a soc
Clock on ls1088a chip takes primary clocking input from the external
SYSCLK signal. The SYSCLK input (frequency) is multiplied using
multiple phase locked loops (PLL) to create a variety of frequencies
which can then be passed to a variety of internal logic, including
cores and peripheral IP modules.
Signed-off-by: Tang Yuantian <[email protected]>
Signed-off-by: Stephen Boyd <[email protected]>
Diffstat (limited to 'tools/perf/scripts/python/bin/stackcollapse-report')
0 files changed, 0 insertions, 0 deletions