diff options
| author | Ajit Kumar Pandey <[email protected]> | 2022-03-04 14:57:27 -0600 |
|---|---|---|
| committer | Mark Brown <[email protected]> | 2022-03-07 13:12:48 +0000 |
| commit | b7485ec850591ad62fde0526bd7fdc56cdc04efd (patch) | |
| tree | 66bf2bc28a28db2f9a0782322e797ef1cc2b1ebe /tools/perf/scripts/python/bin/stackcollapse-report | |
| parent | 9c2611b2a620f90219f85e4b40bbe3e26ab81e2c (diff) | |
ASoC: SOF: amd: Flush cache after ATU_BASE_ADDR_GRP register update
ACP_SRAM_PTE block has cache that needs to be flushed after every
PTE updates. This patch updates ACPAXI2AXI_ATU_CTRL register to
flush cache after updating PTE with stream physical address.
Reviewed-by: Ranjani Sridharan <[email protected]>
Signed-off-by: Ajit Kumar Pandey <[email protected]>
Signed-off-by: Pierre-Louis Bossart <[email protected]>
Link: https://lore.kernel.org/r/[email protected]
Signed-off-by: Mark Brown <[email protected]>
Diffstat (limited to 'tools/perf/scripts/python/bin/stackcollapse-report')
0 files changed, 0 insertions, 0 deletions