diff options
| author | Ville Syrjälä <[email protected]> | 2019-02-07 22:21:46 +0200 |
|---|---|---|
| committer | Ville Syrjälä <[email protected]> | 2019-02-08 14:32:29 +0200 |
| commit | 73a116be688041149bbdd1f0ba25da5c4c78a306 (patch) | |
| tree | c79186e5eddc10f651eaaa49c10d30a6698060a1 /tools/perf/scripts/python/bin/stackcollapse-report | |
| parent | 02c52f1ed20aba171f2098b8dc03747a60456603 (diff) | |
drm/i915: Update DSPCNTR gamma/csc bits during crtc_enable()
On g4x+ we depend on the primary plane DSPCNTR gamma/csc enable
bits for the pipe bottom color. To guarantee that those are
correct already when enabling the crtc let's do an explicit
->disable_plane() call before enabling the pipe.
On skl+ this will be handled by the explicit PIPE_BOTTOM_COLOR
register which is already part of the normal color commit we
do durign crtc enable.
Signed-off-by: Ville Syrjälä <[email protected]>
Reviewed-by: Maarten Lankhorst <[email protected]>
Link: https://patchwork.freedesktop.org/patch/msgid/[email protected]
Diffstat (limited to 'tools/perf/scripts/python/bin/stackcollapse-report')
0 files changed, 0 insertions, 0 deletions