diff options
| author | AngeloGioacchino Del Regno <[email protected]> | 2022-12-06 12:23:29 +0100 |
|---|---|---|
| committer | Matthias Brugger <[email protected]> | 2023-01-09 17:16:49 +0100 |
| commit | 34a39d4764849cec7272ffe1ccbba66edae8ea38 (patch) | |
| tree | 95d1fb69cbcc312c827e2e07f92a552125d506b3 /tools/perf/scripts/python/bin/stackcollapse-report | |
| parent | 70282f31f7e6b112014a1bf001affeb326e19e58 (diff) | |
arm64: dts: mt8183: Add complete CPU caches information
This SoC features two clusters composed of:
- 4x Cortex A53: 32KB I-cache, 2-way set associative,
32KB D-cache, 4-way set associative,
unified 1MB L2 cache, 16-way set associative;
- 4x Cortex A73: 64KB I-cache and 64KB D-cache, 4-way set associative,
unified 1MB L2 cache, 16-way set associative;
With that in mind, add the appropriate properties needed to specify the
caches information for this SoC, which will now be correctly exported
to sysfs.
Signed-off-by: AngeloGioacchino Del Regno <[email protected]>
Link: https://lore.kernel.org/r/[email protected]
Signed-off-by: Matthias Brugger <[email protected]>
Diffstat (limited to 'tools/perf/scripts/python/bin/stackcollapse-report')
0 files changed, 0 insertions, 0 deletions