diff options
| author | Wolfram Sang <[email protected]> | 2017-06-28 17:21:56 +0200 |
|---|---|---|
| committer | Ulf Hansson <[email protected]> | 2017-08-30 14:01:26 +0200 |
| commit | 4dc48a95fa20832c972c667efa5518bcf3ece6be (patch) | |
| tree | f9ca2fa07862f353af505159e46d3148fbc4bcbd /tools/perf/scripts/python/bin/stackcollapse-record | |
| parent | 01ffb1ae84dc1df6fc0c077aad0de597c6ddc05b (diff) | |
mmc: renesas_sdhi_core: on R-Car 2+, make use of CBSY bit
Most registers need to wait until the command is completed, not
necessarily until the bus is free. At least, R-Car 2+ SoCs can signal
that via the CBSY bit, so let's use it there instead of SCLKDIVEN to
save a little bit of delay.
Signed-off-by: Wolfram Sang <[email protected]>
Signed-off-by: Ulf Hansson <[email protected]>
Diffstat (limited to 'tools/perf/scripts/python/bin/stackcollapse-record')
0 files changed, 0 insertions, 0 deletions