aboutsummaryrefslogtreecommitdiff
path: root/tools/perf/scripts/python/arm-cs-trace-disasm.py
diff options
context:
space:
mode:
authorBOUGH CHEN <[email protected]>2019-04-29 08:55:43 +0000
committerUlf Hansson <[email protected]>2019-05-06 12:33:03 +0200
commit2eaf5a533afd92709c8df335552b28f9fcd75336 (patch)
treef8a1d72b93cffb951dbd67ca398c5aaee1effb58 /tools/perf/scripts/python/arm-cs-trace-disasm.py
parent1c4989b000aeacd3365aa49028612e043b15a506 (diff)
mmc: sdhci-esdhc-imx: Add HS400 support for iMX7ULP
Add HS400 support for iMX7ULP B0. According to IC suggest, need to clear the STROBE_DLL_CTRL_RESET before any setting of STROBE_DLL_CTRL register. USDHC has register bits(bit[27~20] of register STROBE_DLL_CTRL) for slave sel value. If this register bits value is 0, it needs 256 ref_clk cycles to update slave sel value. IC suggest to set bit[27~20] to 0x4, it only need 4 ref_clk cycle to update slave sel value. This will short the lock time of slave. i.MX7ULP B0 will need more time to lock the REF and SLV, so change to add 5us delay. Signed-off-by: Haibo Chen <[email protected]> Reviewed-by: Dong Aisheng <[email protected]> Acked-by: Adrian Hunter <[email protected]> Signed-off-by: Ulf Hansson <[email protected]>
Diffstat (limited to 'tools/perf/scripts/python/arm-cs-trace-disasm.py')
0 files changed, 0 insertions, 0 deletions