diff options
| author | Gayatri Kammela <[email protected]> | 2021-04-16 20:12:51 -0700 |
|---|---|---|
| committer | Hans de Goede <[email protected]> | 2021-04-19 10:44:28 +0200 |
| commit | 43ef6c226a60b1c52890791af73f7015f68a315a (patch) | |
| tree | e071fd2764dd06b8e488ccd519eaa53dc3552708 /tools/perf/scripts/python/Perf-Trace-Util/lib/Perf/Trace | |
| parent | 8074a79fad2e34fce11ea2b2c515b984fc6b2a08 (diff) | |
platform/x86: intel_pmc_core: Add LTR registers for Tiger Lake
Just like Ice Lake, Tiger Lake uses Cannon Lake's LTR information
and supports a few additional registers. Hence add the LTR registers
specific to Tiger Lake to the cnp_ltr_show_map[].
Also adjust the number of LTR IPs for Tiger Lake to the correct amount.
Signed-off-by: Gayatri Kammela <[email protected]>
Signed-off-by: David E. Box <[email protected]>
Reviewed-by: Hans de Goede <[email protected]>
Acked-by: Rajneesh Bhardwaj <[email protected]>
Link: https://lore.kernel.org/r/[email protected]
Signed-off-by: Hans de Goede <[email protected]>
Diffstat (limited to 'tools/perf/scripts/python/Perf-Trace-Util/lib/Perf/Trace')
0 files changed, 0 insertions, 0 deletions