aboutsummaryrefslogtreecommitdiff
path: root/tools/perf/scripts/python/Perf-Trace-Util/lib/Perf/Trace/Util.py
diff options
context:
space:
mode:
authorKishon Vijay Abraham I <[email protected]>2014-07-14 16:12:19 +0530
committerTony Lindgren <[email protected]>2014-07-15 00:16:11 -0700
commitb700f42c863e17569ca4d864e369210d9ff00b8a (patch)
tree3ecca0c327e72a75d8bfbc26000acdf6f17dafa0 /tools/perf/scripts/python/Perf-Trace-Util/lib/Perf/Trace/Util.py
parentba5137b27281f9016a5b2f6177f02595252305bd (diff)
ARM: dts: dra7xx-clocks: rename pcie clocks to accommodate second PHY instance
There are two instances of PCIe PHY in DRA7xx. So renamed optfclk_pciephy_32khz, optfclk_pciephy_clk and optfclk_pciephy_div_clk to optfclk_pciephy1_32khz, optfclk_pciephy1_clk and optfclk_pciephy1_div_clk respectively. This is needed for adding the clocks for second PCIe PHY instance. Cc: Rajendra Nayak <[email protected]> Cc: Tero Kristo <[email protected]> Cc: Paul Walmsley <[email protected]> Cc: Tony Lindgren <[email protected]> Cc: Rob Herring <[email protected]> Cc: Pawel Moll <[email protected]> Cc: Mark Rutland <[email protected]> Cc: Kumar Gala <[email protected]> Signed-off-by: Keerthy <[email protected]> Signed-off-by: Kishon Vijay Abraham I <[email protected]> Signed-off-by: Tony Lindgren <[email protected]>
Diffstat (limited to 'tools/perf/scripts/python/Perf-Trace-Util/lib/Perf/Trace/Util.py')
0 files changed, 0 insertions, 0 deletions