diff options
author | Peter Ujfalusi <[email protected]> | 2011-09-15 15:39:27 +0300 |
---|---|---|
committer | Mark Brown <[email protected]> | 2011-09-19 23:15:57 +0100 |
commit | a52762eee97d42344691c190cf8786dd9edde4d7 (patch) | |
tree | 2aae3f80b46004cb010245c97870894dc78ef660 /tools/perf/scripts/python/Perf-Trace-Util/lib/Perf/Trace/Util.py | |
parent | 77f63e06cb5d5127e6f78347db01e092b97e111e (diff) |
ASoC: twl6040: Chip initialization cleanup
There is no need to write to the vio registers at probe time, since most
them either read only, or shared with MFD or not used.
On the other hand it is a good idea to updated the ASICREV register in
the cache at this time.
After power up we need to restore some registers. Clean up the list to
contain only the registers we are going to restore.
Signed-off-by: Peter Ujfalusi <[email protected]>
Acked-by: Liam Girdwood <[email protected]>
Signed-off-by: Mark Brown <[email protected]>
Diffstat (limited to 'tools/perf/scripts/python/Perf-Trace-Util/lib/Perf/Trace/Util.py')
0 files changed, 0 insertions, 0 deletions