aboutsummaryrefslogtreecommitdiff
path: root/tools/perf/scripts/python/Perf-Trace-Util/lib/Perf/Trace/Util.py
diff options
context:
space:
mode:
authorMarek Behún <[email protected]>2021-10-28 20:56:53 +0200
committerLorenzo Pieralisi <[email protected]>2021-10-29 10:25:31 +0100
commit7a41ae80bdcb17e14dd7d83239b8a0cf368f18be (patch)
tree3b9c4d9144556f0574f11cc0c1e9dcfe62c46b06 /tools/perf/scripts/python/Perf-Trace-Util/lib/Perf/Trace/Util.py
parent2b650b7ff20eb7ea8ef9031d20fb657286ab90cc (diff)
PCI: pci-bridge-emul: Fix emulation of W1C bits
The pci_bridge_emul_conf_write() function correctly clears W1C bits in cfgspace cache, but it does not inform the underlying implementation about the clear request: the .write_op() method is given the value with these bits cleared. This is wrong if the .write_op() needs to know which bits were requested to be cleared. Fix the value to be passed into the .write_op() method to have requested W1C bits set, so that it can clear them. Both pci-bridge-emul users (mvebu and aardvark) are compatible with this change. Link: https://lore.kernel.org/r/[email protected] Fixes: 23a5fba4d941 ("PCI: Introduce PCI bridge emulated config space common logic") Signed-off-by: Pali Rohár <[email protected]> Signed-off-by: Marek Behún <[email protected]> Signed-off-by: Lorenzo Pieralisi <[email protected]> Cc: [email protected] Cc: Russell King <[email protected]>
Diffstat (limited to 'tools/perf/scripts/python/Perf-Trace-Util/lib/Perf/Trace/Util.py')
0 files changed, 0 insertions, 0 deletions