diff options
author | Shane McDonald <[email protected]> | 2010-05-07 00:02:09 -0600 |
---|---|---|
committer | Ralf Baechle <[email protected]> | 2010-05-21 21:31:17 +0100 |
commit | 3f135530448104c01153fe048024366203196798 (patch) | |
tree | b7b9b5bec5cba35276930bfa5f3022ea81785649 /tools/perf/scripts/python/Perf-Trace-Util/lib/Perf/Trace/Util.py | |
parent | c197da9163a42e6faeb051f331868b9245836eef (diff) |
MIPS: Coding style cleanups of access of FCSR rounding mode bits
Replaces references to the magic number 0x3 with constants and macros
indicating the real purpose of those bits. They are the rounding mode
bits of the FCSR register.
Signed-off-by: Shane McDonald <[email protected]>
To: [email protected]
To: [email protected]
To: [email protected]
To: [email protected]
Patchwork: http://patchwork.linux-mips.org/patch/1206/
Signed-off-by: Ralf Baechle <[email protected]>
Diffstat (limited to 'tools/perf/scripts/python/Perf-Trace-Util/lib/Perf/Trace/Util.py')
0 files changed, 0 insertions, 0 deletions