diff options
| author | Aneesh Kumar K.V <aneesh.kumar@linux.ibm.com> | 2020-03-20 16:02:42 +0530 |
|---|---|---|
| committer | Michael Ellerman <mpe@ellerman.id.au> | 2020-03-27 17:37:07 +1100 |
| commit | 233ba5461838a56c19600216f0919e7cd3aec40e (patch) | |
| tree | 9544c7f58b5c493d93a42eb053c2c0fc87e97532 /tools/perf/scripts/python/Perf-Trace-Util/lib/Perf/Trace/Util.py | |
| parent | 968339fad422a58312f67718691b717dac45c399 (diff) | |
powerpc/64: Avoid isync in flush_dcache_range()
As per ISA an isync is only needed on instruction cache block
invalidate. Remove the same from dcache invalidate.
Signed-off-by: Aneesh Kumar K.V <aneesh.kumar@linux.ibm.com>
Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
Link: https://lore.kernel.org/r/20200320103242.229223-1-aneesh.kumar@linux.ibm.com
Diffstat (limited to 'tools/perf/scripts/python/Perf-Trace-Util/lib/Perf/Trace/Util.py')
0 files changed, 0 insertions, 0 deletions