aboutsummaryrefslogtreecommitdiff
path: root/tools/perf/scripts/python/Perf-Trace-Util/lib/Perf/Trace/SchedGui.py
diff options
context:
space:
mode:
authorMaxime Ripard <[email protected]>2017-02-05 17:55:01 +0100
committerMaxime Ripard <[email protected]>2017-03-06 07:40:36 +0100
commitbab86b948e8e1052a82c8723db717ae3d727f2fa (patch)
treeb0b8ac491013a8bc92c65c5c618877e308aa4fdc /tools/perf/scripts/python/Perf-Trace-Util/lib/Perf/Trace/SchedGui.py
parentb8fa6ca601908653a14bddc75691f41d29d15f76 (diff)
ARM: sun5i: Add UART2 pin group
There's one UART2 pin group that can be used across all sun5i SoCs. However, the A10s already has one pin group for that controller. Change the index of the one in the A10s DTSI, and add the common one to sun5i.dtsi Acked-by: Chen-Yu Tsai <[email protected]> Signed-off-by: Maxime Ripard <[email protected]>
Diffstat (limited to 'tools/perf/scripts/python/Perf-Trace-Util/lib/Perf/Trace/SchedGui.py')
0 files changed, 0 insertions, 0 deletions