diff options
| author | Shengjiu Wang <shengjiu.wang@nxp.com> | 2023-11-20 18:05:35 +0800 |
|---|---|---|
| committer | Mark Brown <broonie@kernel.org> | 2023-11-20 13:13:31 +0000 |
| commit | 14e8442e0789598514f3c9de014950de9feda7a4 (patch) | |
| tree | ebde19a7fd7fcaf8f6496eca45dca1805ab70db3 /scripts/rustdoc_test_builder.rs | |
| parent | 3bdaf698a7973156209c00d33b548882784aefe8 (diff) | |
ASoC: fsl_sai: Fix no frame sync clock issue on i.MX8MP
On i.MX8MP, when the TERE and FSD_MSTR enabled before configuring
the word width, there will be no frame sync clock issue, because
old word width impact the generation of frame sync.
TERE enabled earlier only for i.MX8MP case for the hardware limitation,
So need to disable FSD_MSTR before configuring word width, then enable
FSD_MSTR bit for this specific case.
Fixes: 3e4a82612998 ("ASoC: fsl_sai: MCLK bind with TX/RX enable bit")
Signed-off-by: Shengjiu Wang <shengjiu.wang@nxp.com>
Link: https://lore.kernel.org/r/1700474735-3863-1-git-send-email-shengjiu.wang@nxp.com
Signed-off-by: Mark Brown <broonie@kernel.org>
Diffstat (limited to 'scripts/rustdoc_test_builder.rs')
0 files changed, 0 insertions, 0 deletions