aboutsummaryrefslogtreecommitdiff
path: root/scripts/generate_rust_analyzer.py
diff options
context:
space:
mode:
authorShengjiu Wang <[email protected]>2024-10-14 13:38:33 +0800
committerMark Brown <[email protected]>2024-10-22 17:36:30 +0100
commitb9a8ecf81066e01e8a3de35517481bc5aa0439e5 (patch)
treeb69c31fcae682ef15e4559df2eb847df412e8e6e /scripts/generate_rust_analyzer.py
parent038fa6ddf5d22694f61ff7a7a53c8887c6b08c45 (diff)
ASoC: fsl_micfil: Add sample rate constraint
On some platforms, for example i.MX93, there is only one audio PLL source, so some sample rate can't be supported. If the PLL source is used for 8kHz series rates, then 11kHz series rates can't be supported. So add constraints according to the frequency of available clock sources, then alsa-lib will help to convert the unsupported rate for the driver. Signed-off-by: Shengjiu Wang <[email protected]> Link: https://patch.msgid.link/[email protected] Signed-off-by: Mark Brown <[email protected]>
Diffstat (limited to 'scripts/generate_rust_analyzer.py')
0 files changed, 0 insertions, 0 deletions