aboutsummaryrefslogtreecommitdiff
path: root/scripts/generate_rust_analyzer.py
diff options
context:
space:
mode:
authorSebastian Reichel <[email protected]>2023-10-20 16:11:41 +0200
committerGreg Kroah-Hartman <[email protected]>2023-10-21 12:49:35 +0200
commit97789b93b792fc97ad4476b79e0f38ffa8e7e0ee (patch)
tree2527327be5e4a4bac0b0a243ebc9b89c11f35b5a /scripts/generate_rust_analyzer.py
parent98bad5bc447ec962988a48c92f7d0f8c4dc473d2 (diff)
usb: dwc3: add optional PHY interface clocks
On Rockchip RK3588 one of the DWC3 cores is integrated weirdly and requires two extra clocks to be enabled. Without these extra clocks hot-plugging USB devices is broken. Signed-off-by: Sebastian Reichel <[email protected]> Acked-by: Thinh Nguyen <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Greg Kroah-Hartman <[email protected]>
Diffstat (limited to 'scripts/generate_rust_analyzer.py')
0 files changed, 0 insertions, 0 deletions