aboutsummaryrefslogtreecommitdiff
path: root/scripts/gen_compile_commands.py
diff options
context:
space:
mode:
authorManivannan Sadhasivam <manivannan.sadhasivam@linaro.org>2019-05-17 09:36:25 +0530
committerHeiko Stuebner <heiko@sntech.de>2019-05-20 01:00:32 +0200
commit0ee198ab08fe1b7cca93a81ad658954534963cb0 (patch)
tree4d0c58b774e45a658f2defb6e2b50731538f18c8 /scripts/gen_compile_commands.py
parent7b305b0fb05e0c91da4b1ef2fed12a8b5291c55b (diff)
arm64: dts: rockchip: Enable SPI1 on Ficus
Enable SPI1 exposed on both Low and High speed expansion connectors of Ficus. SPI1 has 3 different chip selects wired as below: CS0 - Serial Flash (unpopulated) CS1 - Low Speed expansion CS2 - High Speed expansion Signed-off-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org> Signed-off-by: Heiko Stuebner <heiko@sntech.de>
Diffstat (limited to 'scripts/gen_compile_commands.py')
0 files changed, 0 insertions, 0 deletions