diff options
author | Tobias Schramm <[email protected]> | 2021-08-27 07:03:57 +0200 |
---|---|---|
committer | Mark Brown <[email protected]> | 2021-09-03 13:31:49 +0100 |
commit | 5457773ef99f25fcc4b238ac76b68e28273250f4 (patch) | |
tree | 903ee2f7beaf6ba441daef5d9f9664d1f6ee53b1 /scripts/gdb/linux/utils.py | |
parent | 26cfc0dbe43aae60dc03af27077775244f26c167 (diff) |
spi: rockchip: handle zero length transfers without timing out
Previously zero length transfers submitted to the Rokchip SPI driver would
time out in the SPI layer. This happens because the SPI peripheral does
not trigger a transfer completion interrupt for zero length transfers.
Fix that by completing zero length transfers immediately at start of
transfer.
Signed-off-by: Tobias Schramm <[email protected]>
Link: https://lore.kernel.org/r/[email protected]
Signed-off-by: Mark Brown <[email protected]>
Diffstat (limited to 'scripts/gdb/linux/utils.py')
0 files changed, 0 insertions, 0 deletions