diff options
author | Boris Brezillon <[email protected]> | 2015-05-26 14:42:57 +0200 |
---|---|---|
committer | Michael Turquette <[email protected]> | 2015-06-03 15:17:07 -0700 |
commit | 4d52b2acefdfceae0e47ed08324a96f511dc80b1 (patch) | |
tree | 7348889850e9f896bda2842ad0e3c15165832fad /scripts/gdb/linux/utils.py | |
parent | 5343325ff3dd299f459fa9dacbd95dca5c9bf215 (diff) |
clk: mvebu: add missing CESA gate clk
Even if not documented in the datasheet, the Armada 370 SoC can actually
gate the CESA (crypto engine) clock.
Add an entry in the gating_desc table to be able to reference the CESA
gateclk in the crypto node.
Signed-off-by: Boris Brezillon <[email protected]>
Acked-by: Gregory CLEMENT <[email protected]>
Signed-off-by: Michael Turquette <[email protected]>
Diffstat (limited to 'scripts/gdb/linux/utils.py')
0 files changed, 0 insertions, 0 deletions