diff options
author | YC Hung <[email protected]> | 2022-07-08 15:39:03 -0500 |
---|---|---|
committer | Mark Brown <[email protected]> | 2022-07-11 12:04:34 +0100 |
commit | 13a45b9484e58317c95046e5478c0b1d67df8816 (patch) | |
tree | eec3ee004d92c995162d02e26574c3af9139d76f /scripts/gdb/linux/timerlist.py | |
parent | 7d596d9bb2ae4d0a7a59199792c13ea02f0d2c76 (diff) |
ASoC: SOF: mediatek: Revise mt8195 boot flow
1. Revise hifixdsp shutdown flow to pull runstall high then reset high.
2. Add 1 us delay between D/BRESET high and low for 10 DSP cycles(26M)
based on IP vendor's suggestion.
Signed-off-by: YC Hung <[email protected]>
Signed-off-by: Pierre-Louis Bossart <[email protected]>
Reviewed-by: Li-Yu Yu <[email protected]>
Reviewed-by: Ranjani Sridharan <[email protected]>
Reviewed-by: KuanHsun Cheng <[email protected]>
Reviewed-by: Péter Ujfalusi <[email protected]>
Link: https://lore.kernel.org/r/[email protected]
Signed-off-by: Mark Brown <[email protected]>
Diffstat (limited to 'scripts/gdb/linux/timerlist.py')
0 files changed, 0 insertions, 0 deletions