aboutsummaryrefslogtreecommitdiff
path: root/scripts/gdb/linux/lists.py
diff options
context:
space:
mode:
authorChen Wang <unicorn_wang@outlook.com>2023-10-04 23:42:23 +0800
committerConor Dooley <conor.dooley@microchip.com>2023-10-06 14:36:54 +0100
commitb965d9a965943e5c07bdda0734aaeecca9ab86b3 (patch)
treecce9f73dd0d1323fa22b381e30b14644be2bbd22 /scripts/gdb/linux/lists.py
parent1589534b1951c1e38694355324b9364098d79146 (diff)
dt-bindings: riscv: Add T-HEAD C920 compatibles
The C920 is RISC-V CPU cores from T-HEAD Semiconductor. Notably, the C920 core is used in the SOPHGO's SG2042 SoC. Acked-by: Chao Wei <chao.wei@sophgo.com> Reviewed-by: Guo Ren <guoren@kernel.org> Reviewed-by: Conor Dooley <conor.dooley@microchip.com> Signed-off-by: Chen Wang <unicorn_wang@outlook.com> Signed-off-by: Conor Dooley <conor.dooley@microchip.com>
Diffstat (limited to 'scripts/gdb/linux/lists.py')
0 files changed, 0 insertions, 0 deletions