aboutsummaryrefslogtreecommitdiff
path: root/scripts/gdb/linux/clk.py
diff options
context:
space:
mode:
authorClément Péron <[email protected]>2020-04-20 15:00:18 +0200
committerMaxime Ripard <[email protected]>2020-04-23 11:36:36 +0200
commitebae33c3f6cee978f60ad48371258a03f9440691 (patch)
treea85524b8eab20c9b5fbc343fc1cc4c3143bedbe4 /scripts/gdb/linux/clk.py
parent67533f873ad7e2a4af1a1ed47f03f501d6c770df (diff)
arm64: dts: allwinner: h6: Enable CPU opp tables for Orange Pi 3
Enable CPU opp tables for Orange Pi 3. This needs to change the CPU regulator max voltage to fit the OPP table. Also add the ramp-delay information to avoid any out of spec running as the regulator is slower at reaching the voltage requested compare to the PLL reaching the frequency. There is no such information for AXP805 but similar PMIC (AXP813) has a DVM (Dynamic Voltage scaling Management) ramp rate equal to 2500uV/us. Signed-off-by: Clément Péron <[email protected]> Signed-off-by: Maxime Ripard <[email protected]>
Diffstat (limited to 'scripts/gdb/linux/clk.py')
0 files changed, 0 insertions, 0 deletions