aboutsummaryrefslogtreecommitdiff
path: root/scripts/gdb/linux/clk.py
diff options
context:
space:
mode:
authorChintan Vankar <[email protected]>2023-12-21 15:59:55 +0530
committerVinod Koul <[email protected]>2023-12-22 21:20:08 +0530
commitd719915ad9706a16adde231789a1d46fc12fb9c7 (patch)
treeed1450886998b262830abc6bdb848c2747a45caa /scripts/gdb/linux/clk.py
parent2daa9555ba9858c29b9734b3a104c338b718feab (diff)
phy: ti: gmii-sel: Enable SGMII mode for J784S4
TI's J784S4 SoC supports SGMII mode with the CPSW9G instance of the CPSW Ethernet Switch. Thus, enable it by adding SGMII mode to the list of the corresponding extra_modes member. Signed-off-by: Chintan Vankar <[email protected]> Reviewed-by: Roger Quadros <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Vinod Koul <[email protected]>
Diffstat (limited to 'scripts/gdb/linux/clk.py')
0 files changed, 0 insertions, 0 deletions