aboutsummaryrefslogtreecommitdiff
path: root/scripts/gdb/linux/clk.py
diff options
context:
space:
mode:
authorGeert Uytterhoeven <[email protected]>2020-05-05 09:44:13 +0200
committerGeert Uytterhoeven <[email protected]>2020-05-05 09:44:13 +0200
commitca0762ee449737278ed44f0f766b50e025931abf (patch)
tree0a191c572b478edb1e335fe6130242bbc6b3e34c /scripts/gdb/linux/clk.py
parentcf8ae446bbcbf5c48214eb7ddaa6ac6e12f4633d (diff)
parent41b2df22fafbca2c69dcce9f93c7042e6ccd69ef (diff)
Merge tag 'renesas-r8a7742-dt-binding-defs-tag' into renesas-arm-dt-for-v5.8
Renesas RZ/G1H DT Binding Definitions Clock and Power Domain definitions for the Renesas RZ/G1H (R8A7742) SoC, shared by driver and DT source files.
Diffstat (limited to 'scripts/gdb/linux/clk.py')
0 files changed, 0 insertions, 0 deletions