aboutsummaryrefslogtreecommitdiff
path: root/scripts/gdb/linux/clk.py
diff options
context:
space:
mode:
authorHsin-Yi Wang <[email protected]>2020-02-10 14:35:21 +0800
committerMatthias Brugger <[email protected]>2020-04-13 19:06:25 +0200
commit0f5da28ef8274f44204df300d52bfbc635da32db (patch)
treeaaca9c6c4f321d9aecbfb140f69e9ccf8634d0c2 /scripts/gdb/linux/clk.py
parent668f44f354b7c71f6f8f98f049510a4273a1f412 (diff)
arm64: dts: mt8173: add uart aliases
Add serial as uart aliases in mt8173. Signed-off-by: Hsin-Yi Wang <[email protected]> Reviewed-by: Enric Balletbo i Serra <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Matthias Brugger <[email protected]>
Diffstat (limited to 'scripts/gdb/linux/clk.py')
0 files changed, 0 insertions, 0 deletions