aboutsummaryrefslogtreecommitdiff
path: root/scripts/gdb/linux/clk.py
diff options
context:
space:
mode:
authorTomi Valkeinen <[email protected]>2020-04-22 12:15:12 +0300
committerTero Kristo <[email protected]>2020-04-27 13:01:12 +0300
commit0836dacecf48a4fef6e625d4f64f9dea3a2aab8d (patch)
tree1412e2967d8a96d508cf912f6abbbb7e1020f157 /scripts/gdb/linux/clk.py
parent76921f15acc0758e7e6a0f84bf9c082b8240184b (diff)
arm64: dts: ti: k3-j721e-common-proc-board: add assigned clks for DSS
The DSS related clock muxes are set via assigned-clocks in a way which provides us: VP0 - DisplayPort SST VP1 - DPI0 VP2 - DSI VP3 - DPI1 Signed-off-by: Tomi Valkeinen <[email protected]> Signed-off-by: Tero Kristo <[email protected]>
Diffstat (limited to 'scripts/gdb/linux/clk.py')
0 files changed, 0 insertions, 0 deletions