aboutsummaryrefslogtreecommitdiff
path: root/scripts/gcc-plugins/cyc_complexity_plugin.c
diff options
context:
space:
mode:
authorFabio Estevam <[email protected]>2017-07-11 08:03:43 -0300
committerGreg Kroah-Hartman <[email protected]>2017-07-17 14:14:24 +0200
commit3ee5447e8cd9a65d08fbb49fa9767cbf7fef6d91 (patch)
treebb96b6c9eec940fd0ecc86e14fc92f6b6a099943 /scripts/gcc-plugins/cyc_complexity_plugin.c
parent514ab34dbad6c6fa824a1f56984c196e59082346 (diff)
tty: serial: lpuart: Fix the logic for detecting the 32-bit type UART
Commit 0d6fce904452 ("tty: serial: lpuart: introduce lpuart_soc_data to represent SoC property") introduced a buggy logic for detecting the 32-bit type UART since the condition: "if (sport->port.iotype & UPIO_MEM32BE)" is always true. Performing such bitfield AND operation is not correct, because in the case of Vybrid UART iotype is UPIO_MEM (2), so: UPIO_MEM & UPIO_MEM32BE = 010 & 110 = 010, which is true. Such logic tells the driver to always treat the UART operations as 32-bit, leading to the driver misbehavior on Vybrid. Fix the 32-bit type detection logic to avoid UART breakage on Vybrid. While at it, introduce a lpuart_is_32() function to help readability. Fixes: 0d6fce904452 ("tty: serial: lpuart: introduce lpuart_soc_data to represent SoC property") Reported-by: Vivien Didelot <[email protected]> Signed-off-by: Fabio Estevam <[email protected]> Reviewed-by: Dong Aisheng <[email protected]> Tested-by: Vivien Didelot <[email protected]> Signed-off-by: Greg Kroah-Hartman <[email protected]>
Diffstat (limited to 'scripts/gcc-plugins/cyc_complexity_plugin.c')
0 files changed, 0 insertions, 0 deletions