aboutsummaryrefslogtreecommitdiff
path: root/scripts/clang-tools/gen_compile_commands.py
diff options
context:
space:
mode:
authorJianqun Xu <[email protected]>2021-08-16 09:19:43 +0800
committerLinus Walleij <[email protected]>2021-08-17 01:01:49 +0200
commit75d1415ea57c1b0e87f786e85e5f478fab5c91be (patch)
tree194aa24d202057d08e13a1f4013791a209c1f520 /scripts/clang-tools/gen_compile_commands.py
parent5f82afd868a04f65630c22f75b40c60cba418b8e (diff)
dt-bindings: gpio: change items restriction of clock for rockchip,gpio-bank
In the past we only need on clock which name "pclk" for a gpio controller. In the new version gpio controller, there add some register to change debounce clock dynamic, so the dt node needs to add the second clock, we call it "dbclk". The clock property need 2 items on some rockchip chips such as RK3568 SoCs. Signed-off-by: Jianqun Xu <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Linus Walleij <[email protected]>
Diffstat (limited to 'scripts/clang-tools/gen_compile_commands.py')
0 files changed, 0 insertions, 0 deletions