aboutsummaryrefslogtreecommitdiff
path: root/scripts/clang-tools/gen_compile_commands.py
diff options
context:
space:
mode:
authorUwe Kleine-König <[email protected]>2023-04-13 23:23:39 +0200
committerWilliam Breathitt Gray <[email protected]>2023-05-09 19:17:17 -0400
commit5272145d5cccd7cb73a8ce4b0b90c1c6b37a6a66 (patch)
tree5410018281f01bfb91052ed9c16834e5b8926d94 /scripts/clang-tools/gen_compile_commands.py
parenta4ec431fbf6b9533d2bb21fa328d88c1436106cf (diff)
counter: stm32-timer-cnt: Reset TIM_TISEL to its default value in probe
The driver assumes that the input selection register (TIM_TISEL) is at its reset default value. Usually this is the case, but the bootloader might have modified it. This bases on a similar patch submitted by Olivier Moysan for pwm-stm32. Reviewed-by: Fabrice Gasnier <[email protected]> Signed-off-by: Uwe Kleine-König <[email protected]> Link: https://lore.kernel.org/r/[email protected]/ Signed-off-by: William Breathitt Gray <[email protected]>
Diffstat (limited to 'scripts/clang-tools/gen_compile_commands.py')
0 files changed, 0 insertions, 0 deletions