diff options
| author | Kirill A. Shutemov <[email protected]> | 2009-09-15 10:23:53 +0100 |
|---|---|---|
| committer | Russell King <[email protected]> | 2009-09-15 22:06:38 +0100 |
| commit | 910a17e57ab6cd22b300bde4ce5f633f175c7ccd (patch) | |
| tree | 2a1dea95ca2d50192216500d90d9b0358af1dc1d /net/lapb/lapb_iface.c | |
| parent | 59fcf48fdebe65e4774d2c7ec76b7845d281749a (diff) | |
ARM: 5700/1: ARM: Introduce ARM_L1_CACHE_SHIFT to define cache line size
Currently kernel believes that all ARM CPUs have L1_CACHE_SHIFT == 5.
It's not true at least for CPUs based on Cortex-A8.
List of CPUs with cache line size != 32 should be expanded later.
Signed-off-by: Kirill A. Shutemov <[email protected]>
Signed-off-by: Russell King <[email protected]>
Diffstat (limited to 'net/lapb/lapb_iface.c')
0 files changed, 0 insertions, 0 deletions