diff options
| author | Alex Bee <knaerzche@gmail.com> | 2023-12-22 18:41:52 +0100 |
|---|---|---|
| committer | Rob Herring <robh@kernel.org> | 2024-01-09 10:56:18 -0600 |
| commit | 4ec295efef1ac4969a9667b40e1e91fa45d90c4a (patch) | |
| tree | d0488e10d18f4bad349bcbe0c16ddc4fe3a858ac /lib/test_fortify/write_overflow-strlcpy-src.c | |
| parent | 76156d06769b20fed37d09b505808a74433b5e55 (diff) | |
dt-bindings: display: rockchip,inno-hdmi: Document RK3128 compatible
The integration for this SoC is different from the currently existing: It
needs it's PHY's reference clock rate to calculate the DDC bus frequency
correctly. The controller is also part of a powerdomain, so this gets added
as an mandatory property for this variant.
Signed-off-by: Alex Bee <knaerzche@gmail.com>
Reviewed-by: Conor Dooley <conor.dooley@microchip.com>
Link: https://lore.kernel.org/r/20231222174220.55249-2-knaerzche@gmail.com
Signed-off-by: Rob Herring <robh@kernel.org>
Diffstat (limited to 'lib/test_fortify/write_overflow-strlcpy-src.c')
0 files changed, 0 insertions, 0 deletions